The listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (**Currently Amended**) A conductive memory device capable of storing information comprising:

a first electrode;

a first conductive metal oxide layer stacked upon and in electrical communication with the first electrode;

a second conductive metal oxide layer stacked upon and in electrical communication with the first conductive metal oxide layer;

a third conductive metal oxide layer stacked upon and in electrical communication with the second conductive metal oxide layer; and

a second electrode stacked upon and in electrical communication with the third conductive metal oxide layer; wherein the conductive memory ~~element~~ device has a resistance that is indicative of the information stored therein ;

wherein at least two of the first, second, and third conductive metal oxide layers comprise conductive metal oxides that are not identical to each other.

2. (Original) The conductive memory device of claim 1, wherein the first, second and third conductive metal oxide layers are substantially compatible.

3. (Original) The conductive memory device of claim 1, wherein the first conductive layer is n-type or p-type, and the third conductive layer is of opposite type.

4. (Original) The conductive memory device of claim 1, wherein the first and third conductive layers are both of the same n-type or p-type, with different concentrations of mobile carriers.

5. **(Currently Amended)** The conductive memory device of claim 1 wherein:

the resistance of the conductive memory ~~**element**~~ **device** may be increased by applying a first voltage having a first polarity across the first and second electrodes and decreased by applying a second voltage having a second polarity across ~~**the conductive memory element**~~ **the first and second electrodes** .

6. **(Currently Amended)** The conductive memory device of claim 5 wherein:

an initialization pulse across the first and second electrodes has no effect on establishing which polarity is needed to increase the resistance of the conductive memory ~~**element**~~ **device** .

7. (Original) The conductive memory device of claim 2 wherein:

the second conductive metal oxide layer has properties that differ from both the first conductive metal oxide layer and the third conductive metal oxide layer.

8. (Original) The conductive memory device of claim 7 wherein:

the differences in properties between the conductive metal oxide layers determine the first polarity.

9. (Original) The conductive memory device of claim 1, wherein:

the first conductive metal oxide layer and the third conductive metal oxide layer are strontium titanate.

10. (Original) The conductive memory device of claim 1, wherein:

the first conductive metal oxide layer and the third conductive metal oxide layer are strontium zirconate.

11. (Original) The conductive memory device of claim 10, wherein:

the second conductive metal oxide layer is doped strontium zirconate.

12. (Original) The conductive memory device of claim 11, wherein the second conductive metal oxide layer is doped with Chromium.

13. (Original) The conductive memory device of claim 10, wherein:

the first conductive metal oxide layer is strontium zirconate doped with an element with a higher valence than zirconium, such as niobium or tantalum, or doped with an element with a higher valence than strontium, such as yttrium or lanthanum.

14. (Original) The conductive memory device of claim 10, wherein the third conductive metal oxide layer is strontium zirconate doped with an element that has a lower valence, such as iron or chromium.

15. (Original) The conductive memory device of claim 1, wherein:

the first conductive metal oxide layer and the third conductive metal oxide layer are praseodymium calcium manganese oxide ($Pr_x Ca_{1-x} MnO_3$).

16. (Original) The conductive memory device of claim 15, wherein:

the first conductive metal oxide layer and the third conductive metal oxide layer do not have the same ratios of praseodymium to calcium.

17. (Original) The conductive memory device of claim 1, wherein:

the second conductive metal oxide layer is between 10 and 500 angstroms thick.

18. (Original) The conductive memory device of claim 11, wherein:

the second conductive metal oxide layer is about 30 angstroms thick.

19. (Original) The conductive memory device of claim 1, wherein:

the first conductive metal oxide layer and the third conductive metal oxide layer are each between 100 and 1000 angstroms thick.

20. (Original) The conductive memory device of claim 19, wherein:

the first conductive metal oxide layer and the third conductive metal oxide layer are each about 500 angstroms thick.

21. (Original) The conductive memory device of claim 1, wherein:

at least two of the first conductive metal oxide layer, the second conductive metal oxide layer, and the third conductive metal oxide layer have identical crystalline structures.

22. (Original) The conductive memory device of claim 1, wherein:

at least two of the first conductive metal oxide layer, the second conductive metal oxide layer, and the third conductive metal oxide layer have similar lattice parameters.

23. (Original) The conductive memory device of claim 1, wherein:

at least two of the first conductive metal oxide layer, the second conductive metal oxide layer, and the third conductive metal oxide layer have similar crystalline structures.

24. (Original) The conductive memory device of claim 1, wherein:

at least two of the first conductive metal oxide layer, the second conductive metal oxide layer, and the third conductive metal oxide layer have similar compositions.

25. **(Currently Amended)** The conductive memory device of claim 1, wherein the conductive memory ~~**element**~~ **device** is rewriteable.

26. (Original) The conductive memory device of claim 1, wherein:

at least one of the conductive metal oxide layers includes up to 10% dopant.

27. **(Currently Amended)** A conductive memory device capable of storing information comprising:

a first electrode;

a first conductive metal oxide layer stacked upon and in electrical communication with the first electrode;

a second conductive metal oxide layer stacked upon and in electrical communication with the first conductive metal oxide layer ~~; and~~ ,

a second electrode stacked upon and in electrical communication with the second conductive metal oxide layer; wherein the conductive memory ~~**element**~~ **device** has a resistivity that is indicative of the information stored therein ; **wherein at least one conductive metal oxide layer is doped with a dopant** .

28. **(Currently Amended)** The conductive memory device of claim 27 wherein:

the resistivity of the conductive memory ~~element~~ device may be increased by applying a first voltage having a first polarity across the first and second electrodes and decreased by applying a second voltage having a second polarity across ~~the conductive memory element~~ the first and second electrodes .

29. **(Currently Amended)** The conductive memory device of claim 28 wherein:

an initialization pulse of the second polarity across the first and second electrodes has no effect on establishing which polarity is needed to increase the resistivity of the conductive memory ~~element~~ device .

30. (Original) The conductive memory device of claim 27 wherein:

the resistivity that is indicative of the information stored occurs in the first conductive metal oxide layer.

31. (Original) The conductive memory device of claim 27 wherein:

either the first or second conductive metal oxide layer is strontium zirconate doped as n-type semiconductor; and

the remaining of the first or second conductive metal oxide layer is strontium zirconate doped as a p-type semiconductor.

32. (Original) The conductive memory device of claim 27 wherein:

the resistivity that is indicative of the information stored occurs in the second conductive metal oxide layer.

33. (Withdrawn) A method of manufacturing a conductive memory ~~element~~ **device** comprising:

**depositing a bottom electrode;**

depositing a bottom conductive metal oxide layer **onto the bottom electrode** ;

depositing onto the bottom conductive metal oxide layer a top conductive metal oxide layer such that the top conductive metal oxide layer is in electrical communication with the bottom conductive metal oxide layer;

**depositing a top electrode onto the top conductive metal oxide layer;**

wherein **either** the top conductive metal oxide layer ~~and~~ **or** the bottom conductive metal oxide layer **or both is doped with a dopant** ~~do not have the same type of either p-type or n-type mobile carriers~~ ; and

wherein the resistance of the conductive memory ~~element~~ **device** can be modified during operation to store information.

34. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 33 wherein:

a continual sputtering process is used for depositing the bottom conductive metal oxide layer and the top metal oxide layer.

35. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 33 wherein the bottom and top conductive metal oxide layers are substantially compatible.

36. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 33, further comprising:

depositing onto the top conductive metal oxide layer a third conductive metal oxide layer such that the third conductive metal oxide layer is in electrical communication with the top conductive metal oxide layer;

wherein either the bottom conductive metal oxide layer is a p-type material and the third conductive metal oxide layer is an n-type material, or the bottom conductive metal oxide layer is an n-type material and the third conductive metal oxide layer is a p-type material.

37. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 36, wherein:

a continual sputtering process is used for depositing the bottom conductive metal oxide layer, the top metal oxide layer and the third metal oxide layer.

38. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 36, wherein:

at least one of the bottom conductive metal oxide layer, the top conductive metal oxide layer, and the third conductive metal oxide layer contains a plurality of elements.

39. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 38, wherein:

the plurality of elements are co-sputtered.

40. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 36, wherein:

at least one of the bottom conductive metal oxide layer, the top conductive metal oxide layer, and the third conductive metal oxide layer further contains at least one dopant.

41. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 40, wherein

the at least one of the bottom conductive metal oxide layer, the top conductive metal oxide layer, and the third conductive metal oxide layer and the at least one dopant are co-sputtered.

42. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 36, further comprising:

ion implantation after depositing either the ~~first~~ bottom metal oxide layer, the top conductive metal oxide layer, or the third conductive metal oxide layer.

43. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 42, further comprising:

an anneal following the ion implantation.

44. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 36, further comprising:

an anneal after depositing the bottom conductive metal oxide layer, the top conductive metal oxide layer, or the third conductive metal oxide layer.

45. (Withdrawn) The method of manufacturing a conductive memory ~~element~~ **device** of claim 33 wherein:

the manufacture of the conductive memory element is preceded by depositing at least one bottom electrode layer; and

the manufacture of the conductive memory element is followed by depositing at least one top electrode layer.